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Abstract
A self-aligned gale definition process is proposed Spacmgs between adjacent
gates of 0 5 ßm and smaller are fabricated The spacing is realized by an
edge-etch technique, combined with anisotropic plasma etching of the single
poly silicon layer Straight gaps with minor width variation are fabricated
Minority earner life time and breakdown voltage are not affected
Introduction
In order to completely integrate complex CCD-based functions, a combined
BCCD CMOS process has been developed The main research area for circuits
fabricated in this process is video frequency filter applications The
low-voltage n-channel BCCD-CMOS process is fully ion implanted and uses a
self-aligned gate definition process In contrast to an overlapping gate
technology, this reduces the inter-electrode capacitances considerably and
avoids electrical isolation problems with the dielectric between first and
second poly-silicon layer Furthermore all four phases are identical using this
approach Definition of the sub micron gaps is obtained by technological means,
rather than by advanced optical lithography or electron beam lithography [1] In
fact, the demands on the lithographic process are not determined by the
dimensions of the gap but by the minimum feature size used
A gap between adjacent gates leads to a local maximum in the potential of a
depleted BCCD channel when both gate voltages are equal This maximum functions
as a well in which a fraction of the transported charge packets is trapped,
causing an increase in the charge-transfer inefficiency In figure 1 the
simulated values of the well potential as a function of gap width is shown The
potential maximum is somewhat bias dependent and vanishes rapidly with
increasing potential difference between adjacent gates Due to this effect are
small well potentials tolerable Simulations have shown that well potentials up
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to 05 V originating from gap widths up io 0 5 /¿m do not seriously degrade
charge transfer performance
Processing
For the fabrication <100> p-type epitaxial wafers were used Standard LOCOS
isolation is combined with high energy ion implantation of both p- and n-well
The gate definition process is based on the edge etch technique [2,3] Figure 2
shows the process flow of the gate definition Gate oxide thickness is 25 nm,
poly-silicon thickness is 500 nm Key step is the isotropical back-etch of the
silicon dioxide layer, particularly regarding the lateral etching of the silicon
dioxide at the edges (step 4, fig 2a) The amount of etching at this step
determines the width of the etch mask of the gap Therefore the gap width can be
monitored easily by adjusting the etch time, spaemgs in the deep sub micron
regime are feasible The etch of the silicon dioxide and silicon nitride stack
(step 3, GD mask) is performed anisotropically in a CHF O plasma The lateral
back-etch of the silicon dioxide layer (step 4) is performed in a thermostated
high-purity HF-NH F mixture and is completely isotropsc The fact that lateral
etching is performed at a nearly perpendicular oxide side-wall results m
homogeneous and reproducible etch behavior This implementation yields straight
gaps with minor width variation
All features defined in step 3 using the GD mask automatically result m
poly-silicon patterns Single poly-silicon features are defined in step 7 by
etching a pattern in the masking oxide An overlap of PS and GD masks results in
self-aligned poly-silicon gates Separation of the gates is warranted by the
gaps, which are present at the edges of every GD feature The gates for BCCD
devices and CMOS transistors are etched in a single step The poly-silicon is
etched anisotropically in a C) -SiCl RIE plasma with high selectivity over
silicon dioxide The integrity of the gate oxide in the gap is restored by a
thermal oxidation (fig 2d) Simultaneously the side walls oí the poly-silicon
gates are oxidized The gaps are filled with a plananzmg oxide Finally a
standard single layer metal back-end process is used to complete wafer
fabrication
Results
The figures 3 and 4 show SEM pictures of 0 5 /¿m gap devices on a wafer,
extracted from processing directly after the gate definition process Figure 3
presents a detail of a test device with gaps running meander like over the
active area Clearly the gaps run in straight lines and show minor width
variation Corners and topographic steps at the bird s beak do not influence gap
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dimensions Gaps always end at the edge of poly silicon features At those
points a direct transition exists from sub-micron spacing to open area
In figure 4 a cross-sectson of the gap is shown A poly silicon capping layer
has been deposited for contrast enhancement only Due to the thermal oxidation
treatment after the gap fabrication a firm passivalmg oxide layer exists on
side walls and exposed substrate The silicon minde between the silicon
dioxide layer and poly-sslicon gate (situated at the top right side of the gap,
the silicon nitride layer is emphasized by means of a drawn line) prevents the
complete encapsulation in silicon dioxide of the gate This poses no problems
concerning electrical isolation. In normal processing the gap is lilled with an
insulator.
Several wafers with test devices have been realized Devices had gap widths of
0 2-0 5 /¿m. C-t measurements have been performed on capacitances with and
without gaps meandering over the surface For both type of devices minority
earner lifetimes of 20 /¿s have been found Also no difference in breakdown
voltage has been observed Breakdown voltage is 23 V With a gate-oxsde of 25 nm
a breakdown field strength of 9 106 Vcm"1 is found It is concluded that the
damage caused by plasma etching is removed sufficiently
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Figure 1: Simulated values of
the potential well below the gap
as a function of the gap width.
Gate voltage on both gates was
OV.
Figure 3: SEM photograph of adetail of a test device.
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Figure 4: SEM photograph of a
cross section ol the gap after
the gate définition process. A
poly-si icon capping layer has
been deposited. On top ot the
right hand gale, the presence of
a silicon nitride layer is
emphasized by the drawn line.
Figure 2; Process flow of the gate
definition.
1. Starting point: LOCOS, implanted wells,
25 nm gate oxide
2. Deposition of poly-silicon, doping,
deposition of silicon nitride and
silicon dioxide
3. Definition of the silicon dioxide and
silicon nitride stack, Gap Definition(GD) mask, resist strip
A. Back etch of silicon dioxide (fig, a)
5. Growth of a thermal oxide ort the
exposed poly-silicon, (fig. b)
6. Etch of the exposed silicon nitride
rims
7. Definition of the masking oxide,
Poly-Silicon (PS) mask, resist strip(fig. c)
8. Etch oí poly silicon
9. Growth of passivating oxide (fig. d)
